Helpdesk

Top image

Editorial board

Darius Andriukaitis
Kaunas University of Technology, Lithuania

Alexander Argyros
The University of Sydney, Australia

Radu Arsinte
Technical University of Cluj Napoca, Romania

Ivan Baronak
Slovak University of Technology, Slovakia

Khosrow Behbehani
The University of Texas at Arlington, United States

Mohamed El Hachemi Benbouzid
University of Brest, France

Dalibor Biolek
University of Defence, Czech Republic

Klara Capova
University of Zilina, Slovakia

Erik Chromy
UPC Broadband Slovakia, Slovakia

Milan Dado
University of Zilina, Slovakia

Petr Drexler
Brno University of Technology, Czech Republic

Eva Gescheidtova
Brno University of Technology, Czech Republic

Ray-Guang Cheng
National Taiwan University of Science and Technology, Taiwan, Province of China

Gokhan Hakki Ilk
Ankara University, Turkey

Janusz Jezewski
Institute of Medical Technology and Equipment, Poland

Rene Kalus
VSB - Technical University of Ostrava, Czech Republic

Ivan Kasik
Academy of Sciences of the Czech Republic, Czech Republic

Jan Kohout
University of Defence, Czech Republic

Ondrej Krejcar
University of Hradec Kralove, Czech Republic

Miroslaw Luft
Technical University of Radom, Poland

Stanislav Marchevsky
Technical University of Kosice, Slovakia

Byung-Seo Kim
Hongik University, Korea

Valeriy Arkhin
Buryat State University, Russia

Rupak Kharel
University of Huddersfield, United Kingdom

Fayaz Hussain
Ton Duc Thang University, Vietnam

Peppino Fazio
Ca’ Foscari University of Venice, Italy

Fazel Mohammadi
University of New Haven, United States of America

Thang Trung Nguyen
Ton Duc Thang University, Vietnam

Le Anh Vu
Ton Duc Thang University, Vietnam

Miroslav Voznak
VSB - Technical University of Ostrava, Czech Republic

Zbigniew Leonowicz
Wroclaw University of Science and Technology, Poland

Wasiu Oyewole Popoola
The University of Edinburgh, United Kingdom

Yuriy S. Shmaliy
Guanajuato University, Mexico

Lorand Szabo
Technical University of Cluj Napoca, Romania

Tran Trung Duy
Posts and Telecommunications Institute of Technology, Ho Chi Minh City, Vietnam

Xingwang Li
Henan Polytechnic University, China

Huynh Van Van
Ton Duc Thang University, Vietnam

Lubos Rejfek
University of Pardubice, Czech Republic

Neeta Pandey
Delhi Technological University, India

Huynh The Thien
Ho Chi Minh City University of Technology and Education, Vietnam

Mauro Tropea
DIMES Department of University of Calabria, Italy

Gaojian Huang
Henan Polytechnic University, China

Nguyen Quang Sang
Ho Chi Minh City University of Transport, Vietnam

Anh-Tu Le
Ho Chi Minh City University of Transport, Vietnam

Phu Tran Tin
Ton Duc Thang University, Vietnam


Home Search Mail RSS


Design of an Efficient Parallel Comparator Architecture for Low Power Delay Product

Mangal Deep Gupta, Rajeev Kumar Chauhan

DOI: 10.15598/aeee.v19i2.4101


Abstract

A binary comparator architecture is proposed in this work for static logic to achieve both low-power and high-performance operations. It also presents a detailed timing performance and power analysis of various state-of-the-art comparator designs. The main advantages of this design are its high speed and power efficiency maintained over a wide range of operands size, which is useful at low-input data activity environments. The proposed circuit design uses minimum fan-in and fan-out logic gates for achieving high speed and low power dissipation. Utilizing a 2-bit binary comparator circuit with minimum fan-in and fan-out of logic gates (NAND-NOR), the architecture of a parallel binary comparator is proposed for higher input operands by using a low radix multiplexer and priority encoder. Further, to decrease the size of the multiplexer and priority encoder by two times, a general architecture is also proposed by using a 4-bit binary comparator to reduce its complexity. The proposed circuits are optimized in terms of the power consumption and delay, which are due to low load capacitance, low leakages, and reduced dynamic power dissipation. Each of the proposed circuits has its own merits in terms of speed, power consumption, Power-Delay Product (PDP). Its synthesis is done on 180 nm as well as 90 nm CMOS technology using the Cadence tool. The physical layout of the proposed architecture using a 90 nm CMOS process (GPDK process) is also obtained.

Keywords


Binary comparator; delay; power dissipation; PDP; physical layout design; VLSI.

Full Text:

PDF